



Computationally Efficient Implementation of Video Rectification in FPGA for Stereo Vision Applications

B S Maldeniya, U D U Nawarathna, K U Wijayasekara, W T U S Wijegoonasekara and R Rodri
Department of Electronic and Telecommunication Engineering,
University of Moratuwa,
Sri Lanka.

Abstract

In order to obtain depth perception in computer vision, one needs to process pairs of stereo images. This process is computationally challenging to be carried out in real-time, because it requires the search for matches between objects in both images. Such process is significantly simplified if the images are