References
[1] “Texas instruments - video and vision guide,” pp. 29–32, December 2009.
[2] “Accelerating high-performance computing with FPGAs,” Altera FPGA so-
lutions - White Paper, pp. 1–5, January 2010.
[3] L. B. W. Jensen, A. Kjaer-Nielsen, J. D. Alonso, E. Ros, and N. Kruger, “A
hybrid FPGA/coarse parallel processing architecture for multi-modal visual
feature descriptors,” International Conference on Reconfigurable Computing
and FPGAs, pp. 241–246, December 2008.
[4] C. Torres-Huitzil and M. Arias-Estrada, “An FPGA architecture for high
speed edge and corner detection,” Fifth IEEE International Workshop on
Computer Architectures for Machine Perception, pp. 112–116, 2000.
[5] Z. Wei, D. J. Lee, and B. E. Nelson, “FPGA-based real-time optical flow
algorithm design and implementation,” Journal of Multimedia on Academy
Publisher, vol. 2, no. 5, pp. 38–45, September 2007.
[6] D. Baumgartner, P. Rossler, and W. Kubinger, “Performance benchmark
of DSP and FPGA implementations of low-level vision algorithms,” IEEE
Conference on Computer Vision and Pattern Recognition, pp. 1–8, June 2007.
[7] J. Teifel and R. Manohar, “Highly pipelined asynchronous FPGAs,” Pro-
ceedings of the ACM/SIGDA 12th International Symposium on Field Pro-
grammable Gate Arrays, pp. 133–142, February 2004.
[8] V. Asokan, “Designing multiprocessor systems in platform studio,” White
Paper for Xilinx Platform Studio (XPS), vol. 2, pp. 1–4, November 2007.
39
40
[9] K. T. Gribbon, D. G. Bailey, and C. T. Johnston, “Using design patterns to
overcome image processing constraints on FPGAs,” Third IEEE International
Workshop on Electronic Design, Test and Applications (DELTA 2006), pp.
47–56, January 2006.
[10] J. Curreri, S. Koehler, A. D. George, B. Holland, and R. Garcia, “Per-
formance analysis framework for high-level language applications in recon-
figurable computing,” ACM Transactions on Reconfigurable Technology and
Systems, vol. 3, no. 1, 2010.
[11] J. L. Tripp, M. Gokhale, and K. D. Peterson, “Trident: From high-level
language to hardware circuitry,” IEEE Computer, vol. 40, no. 3, pp. 28–37,
2007.
[12] S. Y. C. Li, G. C. K. Cheuk, K.-H. Lee, and P. H. W. Leong, “FPGA-
based SIMD processor,” 11th IEEE Symposium on Field-Programmable Cus-
tom Computing Machines (FCCM 2003), pp. 267–268, April 2003.
[13] S. McBader and P. Lee, “An FPGA implementation of a flexible, parallel
image processing architecture suitable for embedded vision systems,” Parallel
and Distributed Processing Symposium, vol. International Volume, pp. 22–26,
April 2003.
[14] “Single-port block memory core v6.2,” Xilinx LogiCORE, April 2005.
[15] M. Samarawickrama, A. Pasqual, and R. Rodrigo, “FPGA-based compact
and flexible architecture for real-time embedded vision systems,” Fourth IEEE
International Conference on Industrial and Information Systems, pp. 337–
342, December 2009.
[16] G. Ottoni, R. Rangan, A. Stoler, M. J. Bridges, and D. I. August, “From
sequential programs to concurrent threads,” IEEE Computer Architecture
Letters, vol. 5, no. 1, pp. 6–9, 2006.
41
[17] N. K. Ratha and A. K. Jain, “FPGA-based computing in computer vision,”
Fourth IEEE International Workshop on Computer Architecture for Machine
Perception, pp. 128–137, October 1997.
[18] B. Kisacanin, S. S. Bhattacharyya, and S. Chai, Embedded Computer Vision.
Springer Publishing Company, 2009.