

**MODELLING MEMORY AS CONDITIONAL PHENOMENA
FOR A NEW THEORY OF COMPUTING**

Weerakoon Arachchilage Chinthanie Weerakoon

(118031T)

Degree of Doctor of Philosophy

Department of Computational Mathematics

University of Moratuwa

Sri Lanka

June 2020

**MODELLING MEMORY AS CONDITIONAL PHENOMENA
FOR A NEW THEORY OF COMPUTING**

Weerakoon Arachchilage Chinthanie Weerakoon

(118031T)

Thesis submitted in partial fulfillment of the requirements for the degree Doctor of Philosophy

Department of Computational Mathematics

University of Moratuwa

Sri Lanka

June 2020

Declaration

I declare that this is my own work and this thesis does not incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other University or institute of higher learning and to the best of my knowledge and belief, it does not contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also, I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis, in whole or part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books)

Signature:

Date:

The above candidate has carried out the research for the PhD thesis under my supervision.

Signature of the supervisor:

Date:

Signature of the supervisor:

Date:

Dedicated To

My Loving

Mother, Father,

Husband, Son Vikum & Daughter Imandi

Acknowledgement

Through the difficult journey towards making this research work a reality, many individuals have helped me. I take this opportunity sincerely appreciate them all.

It is with a deep sense of gratitude that I acknowledge the guidance and encouragement gave me by my supervisor, Prof. Asoka Karunananda, who has allowed me to work in this research and supported me during the last few years with his patience, kindness and the knowledge while allowing me a room to work in my own approach. It was really hopeful that he was believing my work. Without his guidance this research won't be realistic. Further, Prof. Asoka always encouraged and taught me how to attach to the research work through all the difficulties. Moreover, professor provoked my long forgotten bond on my religion and always advised to correct the way how I present.

I would like to offer my greatest gratitude to my co-supervisor Prof. N. G. J. Dias for introducing Prof. Asoka Karunananda and arranging an opportunity to talk to him. Furthermore, his patience, kind advices, guidance given during all the time was magnificent. Prof. Dias facilitated me with necessary facts with the past experience. Sometimes, he foresaw the difficulties that could arise, and always advised me to protect my dignity and to correct my faults. Further, prof. Dias commented on the work as quick as possible.

Special thanks goes to Dr. L. S. K. Udugama, Dr. (Mrs.) Uditha Rathnayake, Prof. T. S. G. Peiris, and all the members who were in my bi-annual progress panels for giving me the constructive comments on my research work.

I can't forget all the members of the Department of Computational Mathematics, University of Moratuwa. Exceptional thanks goes to Ms. Dilini Kaluwansa, Dr. (Mrs.) Subha Fernando, and Dr. (Mrs.) Thushari Silva. Their encouragements and the friendliness made me so comfort.

I am really grateful to the CEO, CodeGen International, Dr. Harsha Subhasinghe, with a single request he generously approved funds from CodeGen to publish my first SCOPUS indexed conference article. My supervisor, Prof. Asoka Karunananda made this connection through Mr. Viraj Dayarathne, a kind hearted person that we could rarely find.

I would like to thankfully remind all the academic and non-academic members of University of Kelaniya those who have supported me during the work. Special thanks goes to the former vice-chancellor Prof. Sunanda Madduma Bandara, the vice-chancellor Prof. D. M. Semasinghe, the dean, Faculty of Science, and the head of the department of Statistics & Computer Science Dr. (Mrs.) D. D. M. Jayasundara for granting me the study leave to complete my degree. In addition to that, Dr. Dhammika Weerasinghe, and Mr. Buddhika Godakuru in ICT center, University of Kelaniya, allowed me to execute bulk programs on the servers there. Moreover, Mr. Buddhika Godakuru was a good technical commenter on my programs.

Again, I would like to mention Dr. (Mrs.) D. D. M. Jayasundara and all the current members of my department for giving me all the encouragements and the freedom for my work even with their busy schedules and difficulties. Further, Dr. (Mrs.) Carmel Wijegunasekara and all the former members of our department gave me a great backing.

I am heartily thankful to Dr. (Mrs.) Mihirini Wagaarachchi, my research companion, she was not a mere colleague, she was someone, which I could always talk to, her advices, reassurances, and kindness always made me strong. And also, I like to thank my colleagues, Mr. Buddhitha Hettige and Mrs. Hansika Gunasekara, their generous supports were also excellent. All the time, I had blessings and well wishes from many other relatives, and friends. Further, I would like to remind the kind and generous individuals those who got to know through SLAAI. They encouraged me to complete this as soon as possible. I like to take this opportunity to thank them all.

I would like to extend my greatest gratitude to my husband Amal for his support given me in clarifying things where I am not clear about. I can talk to him, he listens, bare all the difficulties and my moods. His patience and kindness showed towards me as being my loving husband, protecting and taking care of me. Further, I also grateful to my husband's father and mother. My little son Vikum, as his father bare all my absences without a single complaint. I know he loves me a lot. Then, my little baby Imandi, she always seeks my presence and warm touch. She comes with a finger in her mouth and pat me smoothly, when I am in the computer. My son's silent patience and my daughter's heartfelt requests encouraged me to finish the work as soon as possible. Finally, I would like to give my heartfelt thanks to my ever loving parents for their dedication, patience, guidance, protection, encouragement and all the conveniences given me, all the time, being behind myself, my husband, and my babies. They released me from everything. The words are not enough to express my gratitude towards them. This period was full of hospitalizations and surgeries. As the only child of my parents, I could have managed those and looked after my family. Sometimes, I failed and was lost. But, I could rise again. I always feel that I am gifted because of them.

Their patience, munificence and excellent supports were admirable.

Abstract

Computation in Von-Neumann architecture was quite different from the computation in the human mind, which processes in association with the brain by improving quality, accuracy and speed over the generations of execution of instructions. It was argued that this difference has been primarily caused by the separation of memory from processor, which results in delay in processing in the Von-Neumann architecture. Therefore, to improve computational efficiency on Von-Neumann architecture, various hardware and software level improvements have been introduced. In this sense, many researches were done in order to produce hardware level solutions, but there are limited researches to produce software level solutions. As such researches into develop new computing models at software level has been a research challenge. Our research has also discovered that despite the neuroscience of brain has inspired various computing models, behavior of mind has not been exploited to build models for computation.

As inspired by a theory of mind from an Eastern philosophy, Theravada Buddhism, we postulate the memory as a result of processing, and the memory and processing are not separated. The mind as a processor executes a conditional flow of thoughts pertaining to five-sense doors or the mind itself. The processing mechanism in the mind results an evolving memory. This thesis presents a novel **Six-State Processing Model (SSPM)**, which implements the processing in the mind and causing an evolving memory to improve processing speed of the computer. The six-state of SSPM encompasses New, Ready, Running, Blocked, Sleep, and Terminate, where the states Sleep and Terminate are new and are variations of the Exit in five-state model. Further, the SSPM has a set of newly defined transitions Ready-Ready, Sleep-Ready, Running-Ready, Running-Sleep, and Ready-Terminate that are associated with the concepts exploited from the Causal Relations of Buddhist Theory of Mind. Due to these states and transitions, the new model SSPM exhibits three distinct features, namely, internal and external processes, continuous processing, and a smaller tactics memory. Altogether, the SSPM works as a mind-like computer.

The evaluation of the SSPM has been conducted both in empirical level and the theoretical level. The empirical level testing was carried out separately for several computing programs that have been customized by the SSPM, where a Fraction Calculator (FC), a Quadratic Equation Solver (QES), a Sorting Program, and a Simulated Process Scheduler (PS) were among the programs. Further, the customized programs were named as SSPM-FC, SSPM-QES, SSPM-Sorting, and SSPM-PS. In fact, SSPM-FC considered a set of operations that included Plus, Minus, Multiplication, and Division, while the SSPM-Sorting had two categories such as SSPM-S-Insertion and SSPM-S-Equal. Furthermore, SSPM-FC (with Plus, Minus, and Multiplication), SSPM-QES, SSPM-Sorting (SSPM-S-Insertion, and SSPM-S-Equal), and SSPM-PS were tested separately under several testing scenarios to check their ability to gain improvements in the subsequent program execution cycles. Hence, it could prove the ability of the SSPM-system to improve the computing efficiency of the system in consecutive execution cycles

of the system. Next, with SSPM-FC, SSPM-QES, and SSPM-Sorting, it could be demonstrated that how the smaller tactics memory is improved over the time. In addition to that, the speedups gained by the SSPM-S-Insertion and the SSPM-S-Equal with compared to the original Quicksort were compared with the speedups gained by the quicksort programs implemented with some other computing approaches. There, the SSPM-S-Equal case showed speedup with compared to the original quicksort for all the tested lists (number of elements were varying from approximately 2 to 4M). However, the SSPM-S-Insertion had limiting conditions in showing the better performance. So then, the smaller tactics memory with the SSPM-Sorting could be organized and the appropriate mechanism could be selected as per the requirements over program execution cycles improving the computing power of the system. Finally, to evaluate the model in the theoretical level, SSPM has been simulated with a Turing Machine. Afterwards, checking the satisfiability, it has been proved the NP-completeness of SSPM. Hence, its computability and the real-world applicability has been theoretically proved. Overall, it has been able to prove that the solutions can be provided faster over subsequent execution cycles by modelling memory as conditional phenomena and leads to a new theory of computing.

Keywords: Evolving Tactics Memory, Six-State Processing Model, Continuous Processing, NP Complete, Special Compiler, 24-Causal Relations

Table of Contents

CHAPTER 01.....	1
INTRODUCTION	1
1.1 Prolegomena	1
1.2 Aims and Objectives	2
1.3 Background and Motivation	2
1.4 Inquisitiveness in Brief	4
1.5 Memory and Processing in Current Computing Models	5
1.6 The Proposed Computing Model.....	7
1.7 Testing and Evaluation	11
1.8 Resource Requirements	12
1.9 Contribution to the Field of Computer Science	12
1.10 Organization of the Thesis	12
1.11 Summary	13
CHAPTER 02.....	15
REVIEW OF MEMORY AND PROCESSING MODELS.....	15
2.1 Introduction.....	15
2.2 Hardware Improvements.....	15
2.3 Improvements for Memory and Processing in Software Level	18
2.3.1 Processing Models in Operating Systems	18
2.3.1.1 Two-State Model	19
2.3.1.2 Three-State Model	19
2.3.1.3 Five-State Model.....	19
2.3.1.4 Seven-State Model.....	20
2.3.1.5 Processing Model in Linux OS.....	20
2.3.1.6 Kernel Thread Model of Windows OS.....	21
2.3.1.7 Kernel Thread Model of Solaris	21
2.3.2 Incremental Computing.....	23
2.3.2.1 Self-Adjusting Computation.....	24
2.3.2.2 Imperative Self-Adjusting Computing	25
2.3.2.3 Incoop: MapReduce for Incremental Computations	25
2.3.2.4 ADAPTON – Compassable, Demand-Driven Incremental Computation	26

2.3.2.5	iThreads: A Threading Library for Parallel Incremental Computation	26
2.3.3	Multi-agent Systems and Evolutionary Computing	27
2.3.4	Neural Computing	28
2.3.5	Program Tuning with Adaptability	30
2.4	Quantum Computing.....	34
2.5	Summary	35
CHAPTER 03.....	37
THEORETICAL FOUNDATION FOR THE NOVEL		
COMPUTING MODEL.....	37
3.1	Introduction.....	37
3.2	Buddhist Theory of Mind	38
3.2.1	Thought-process	38
3.2.2	Explanation for the Human Memory from BTM	42
3.2.3	Twenty-four Causal Relations in BTM	43
3.2.4	Exploiting Twenty-four Causal Relations in Explaining the Thought- process	47
3.3	Real-World Inspirations.....	48
3.4	Attempts in Computer Modelling of Human Mind Based on BTM.....	50
3.5	Other Approaches on Mind and Memory	52
3.6	Human Memory Models	53
3.7	Problems in implementable Theories of Mind	54
3.8	Summary	55
CHAPTER 04.....	56
NOVAL APPROACH TO A COMPUTING MODEL.....	56
4.1	Introduction.....	56
4.2	Hypothesis	56
4.3	Input	58
4.4	Output	60
4.5	Propose the Computing Model	60
4.6	Features of the New Model.....	62
4.7	Users	64
4.8	Exploiting Twenty-four CRs in Modelling the SSPM.....	64

4.9	Implementation	71
4.9.1	Fraction Calculator (SSPM-FC).....	72
4.9.1.1	Why use the technologies	72
4.9.1.2	The Implementation Process.....	73
4.9.2	Quadratic Equation Solver (SSPM-QES)	77
4.9.3	Sorting Program (SSPM-Sorting)	77
4.9.4	SSPM-PS.....	78
4.10	Experimental Mechanism of SSPM.....	79
4.11	Simulation of SSPM in a Turing Machine.....	82
4.12	Summary	82
CHAPTER 05.....		83
HOW THE SYSTEM WORKS.....		83
5.1	Introduction.....	83
5.2	Fraction Calculator (SSPM-FC)	83
5.3	Quadratic Equation Solver (SSPM-QES).....	96
5.4	Sorting Program (SSPM-Sorting).....	97
5.5	Simulated Processes Scheduler (SSPM-PS).....	101
5.6	Summary.....	103
CHAPTER 06.....		104
TESTING AND EVALUATION.....		104
6.1	Introduction.....	104
6.2	Experimental Mechanism of SSPM-FC.	104
6.3	SSPM-FC - Testing Scenario 1.....	105
6.3.1	Experimental Setup	105
6.3.2	Choice of Expressions and The Responses	105
6.3.3	Testing Scenario 1.1: Addition (Plus Operator):.....	106
6.3.4	Testing Scenario 1.2: Subtraction (Minus Operator)	112
	Step 1:.....	112
6.3.5	Testing Scenario 1.3: Multiplication (Multiplication Operator)	118
	Step 1:.....	118
6.4	SSPM-FC - Testing Scenario 2:.....	124
6.4.1	Experimental Setup	125

6.4.2	Choice of Inputs and The Responses.....	125
6.4.3	Relevant Statistical Tests.....	128
6.4.4	The Scenario.....	128
	Step 1:.....	128
6.5	Summarizing Results of the Experiments on SSPM-FC	134
6.6	SSPM-QES Testing Scenario	135
6.7	Experimental Mechanism on the Implementation of Sorting Program	139
6.8	SSPM Sorting - Testing Scenario 1:	139
6.8.1	Experimental Setup	139
6.8.2	Choice of Expressions and The Responses	140
6.8.3	Testing Scenario 1.1: InsCalcModule	140
6.8.4	Testing Scenario 1.2: Similar List to Sort (EquCalcModule)	144
6.9	Trade-Offs: SSPM Sorting Vs Original Quicksort-Testing Scenario 1	147
6.10	SSPM Sorting - Testing Scenario 2	153
6.10.1	SSPM Sorting - Testing Scenario 2.1.....	153
6.10.2	SSPM Sorting - Testing Scenario 2.2.....	156
6.10.3	SSPM Sorting - Testing Scenario 2.3.....	158
6.11	Formal Verification.....	161
6.11.1	Why the Turing Machine has been Used?.....	161
6.11.2	Nondeterministic Turing Machine (NTM).....	162
6.11.3	Configurations of NTM.....	165
6.11.4	Satisfiability of NTM	168
6.11.5	Results of Formal Verification	174
6.11.6	Time Complexity.....	174
6.12	Summary	175
	CHAPTER 07.....	176
	CONCLUSION AND FUTURE WORK.....	176
7.1	Introduction.....	176
7.2	Modelling Memory as Conditional Phenomena for a New Theory of Computing	176
7.2.1	Critical study about various models for computing	176
7.2.2	In depth study about the Buddhist Theory of Mind	177

7.2.3	Propose a new computing model where the memory is a result of continuous processing	177
7.2.4	Customizing Programs with SSPM	180
7.2.5	Evaluate the proposed model.....	180
7.3	Limitation.....	182
7.4	Further Work.....	182
7.5	Summary	184
References		185
APPENDIX A.....		194
SELECTED CODE SEGMENTS.....		194
A.1	Process Switcher	194
A.2	Operation Organizer.....	195
A.3	Input-Content Analyser of SSPM-FC.....	199
A.4	Small Compiler	203
A.5	Write Engine	204
A.6	Terminating Point	206
A.7	Two Methods for Multiplication.....	207
APPENDIX B.....		208
DATA SETS		208
B.1	SSPM-FC: Plus Operator.....	208
B.2	SSPM-FC: Minus Operator	209
B.3	SSPM-FC: Multiplication Operator.....	210
B.4	SSPM-QES – Positive Discriminant.....	211
B.5	SSPM-Sorting.....	212
APPENDIX C.....		213
PUBLICATION.....		213

List of Figures

Figure. 1.1: Where the proposed model is placed.....	09
Figure. 3.1: Eye-door thought-process (three stars denotes the sub-moments in each thought-moment) at the present of a very great object	40
Figure. 3.2: Mind door thought-process (three stars denotes the sub-moments in each thought-moment) at the present of a clear object.....	41
Figure. 3.3: Memory is a continuous thought process.....	42
Figure. 4.1: High Level Block diagram for the proposed computing model	57
Figure. 4.2: Input Patterns (IP) (a) Patterns (b) Example for each pattern.....	59
Figure. 4.3: Six-state Continuous Processing Model (SSPM).....	61
Figure. 4.4: Conditionally evolving smaller tactics memory.....	63
Figure. 4.5: High level Flow chart for the proposed model.....	74
Figure. 4.6: How the modules have been connected.....	75
Figure. 4.7: Algorithm for Fraction Calculator (SSPM-FC). (a) Fraction Calculator as a whole, (b) Input-Content Analyser, (c) Process Switcher, (d) Operation Handler, (e) Write Engine, (f) Small Compiler.....	76
Figure. 4.8: Algorithm for Simulated Process Scheduler.....	79
Figure. 4.9: Sample size determination using MedCalc for testing scenario 1.1 SSPM-FC.....	81
Figure. 5.1: Smaller tactics memory starts with the entries relevant to the instructions that are inserted into the system.....	85
Figure. 5.2: Identify the Input (a) Different Op, Same Exp, Same Op, (b) New Op.....	86
Figure. 5.3: Current Fractional Expression Contains a New Operator.....	87
Figure. 5.4: (a) Insert the Relevant Instruction set for the New Op (b) Create and Save the Library.....	88
Figure. 5.5: Update the Smaller tactics memory with an entry for the instruction set of the New Op.....	89
Figure. 5.6: For the frequently executing plus operator, the module is created. (a) The respective entry is updated to a 5-tuple in the smaller tactics memory, (b) File of the particular module is created and stored.....	91
Figure. 5.7: Update the relevant entry in the smaller tactics memory due to deleting the inefficient method(a) How the states are changing, (b) How the smaller tactics memory and the program update	93
Figure. 5.8: User interface with all the other details.....	94
Figure. 5.9: User interface for Quadratic Equation Solver when a class has been created for positive discriminant module (updated record in the smaller tactics memory), during an external process.....	96
Figure. 5.10: User interface for SSPM-Sorting, before introduce delete to the system.....	98
Figure. 6.1: Time values taken for computing fractional expressions with Addition in SSPM-FC- before and after the change	106

Figure. 6.2: Probability Plot for addition (Difference) (a) Probability Plot (b) Values.....	108
Figure. 6.3: Outlier Plot Addition (a) Outlier Plot (b) Values for difference.....	109
Figure. 6.4: Power Curve for Paired t Test with size 100 (Addition).....	110
Figure. 6.5: Time values collected before and after organizing the smaller tactics memory of the FC with subtraction.....	113
Figure. 6.6: Probability plot of difference for Subtraction.....	114
Figure. 6.7: Outlier Plot of Subtraction (a) Outlier Plot (b) Values for difference.....	115
Figure. 6.8: Power Curve for Paired t Test with size 100 (Subtraction)	116
Figure. 6.9: Time values collected before and after organizing the smaller tactics memory of the FC with Multiplication operator. (it is possible to refer the complete samples in the appendix).....	119
Figure. 6.10: The probability plot of differences (Multiplication).....	120
Figure. 6.11: Outlier Plot of Multiplication (a) Outlier Plot (b) Values for difference	121
Figure. 6.12. Power Curve for Paired t Test with size 100 (Multiplication).....	122
Figure. 6.13: Total time values in nanoseconds for best multiplication algorithms with selection process vs inefficient multiplication algorithm (MulCalc2()).....	129
Figure. 6.14: The probability plot of differences (Total Time Values).....	130
Figure. 6.15: Outlier Plot of Difference (a) Outlier Plot (b) Values (Total Time values).....	131
Figure. 6.16: Power Curve for Paired t Test with size 20 (Total Time Values)..	132
Figure. 6.17: Time values recorded with the quadratic equations with positive discriminant before and after organizing the smaller tactics memory of the QES.....	135
Figure. 6.18: Time values recorded for sorting lists (InsCalcModule) before and after organizing the smaller tactics memory of the sorting program.....	141
Figure. 6.19: Time values recorded for sorting lists (Same List) before and after organizing the smaller tactics memory of the Sorting program.....	145
Figure. 6.20: Comparison when (a) one new element was available (b) two new elements were available (c) Five new elements were available.....	149
Figure. 6.21: Percentage of new Elements in each list, above which showed better performance on SSPM compared to the original.....	150
Figure. 6.22: How speedup of SSPM insertion varies depending on the percentage of new elements within a list.....	153
Figure. 6.23: (a) Graph showing speed up ratio by using parallel quicksort. (b) Speedup of the SSPM Sorting when one new element available (c) Speedup of the SSPM Sorting when all are new elements (d) Speedup of the SSPM Sorting when half of the demands are new elements (e) Speedup of the SSPM Sorting when all elements are equal.....	156

Figure. 6.24: Speedup ratio, when 2M elements are there in the list (Server)...	159
Figure. 6.25: Speedup ratio, when 2M elements are there in the list (Laptop)...	159
Figure. 6.26: Transition Diagram.....	162
Figure. A.1: Source Code Segment for Process Switcher.....	194
Figure. A.2: (a) Operation Organizer in SSPM-FC with respect to “Same Op”, “Same Exp”, “Different Op”, and “New Op” (b) Part of the Operation Organizer in SSPM-Sorting.....	198
Figure. A.3: Input-Content Analyser of SSPM-FC.....	202
Figure. A.4: Smaller Compiler.....	203
Figure. A.5: Write Engine.....	205
Figure. A.6: Terminating Point.....	206
Figure. A.7: Two Multiplication Methods; MulCalc1(), and MulCalc2().....	207

List of Tables

Table 2.1: Advantages and disadvantages of Processing models in OS.....	22
Table 2.2: Advantages and disadvantages of computing models.....	32
Table 4.1: CRs of BTM in Designing the Actions of the proposed Computing Model.....	66
Table 4.2: Exploiting CRs of BTM in deriving the transitions.....	68
Table 6.1: Process execution with FCFS basis.....	101
Table 6.2: Process execution with SJF basis.....	102
Table 6.3: Results after Selection.....	102
Table 6.4: Values From Grubbs' Test.....	109
Table 6.5: Values From Power Test for Paired-T Test	110
Table 6.6: Values for The Paired-T Test (Addition)	111
Table 6.7: Values From Grubbs' Test.....	115
Table 6.8: Values from Power Test for Paired-T Test with sample size.....	116
Table 6.9: Values for The Paired-T Test (Subtraction).....	117
Table 6.10: Values From Grubb's Test.....	121
Table 6.11: Values from Power Test for Paired-T Test with sample size.....	123
Table 6.12: Values for The Paired-T Test (Multiplication).....	123
Table 6.13: Selection Process Vs Inefficient Algorithm.....	126
Table 6.14. Sample Total Values for Selection Process and Inefficient Algorithm (M2).....	127
Table 6.15: Values from Grubbs' Test.....	131
Table 6.16: Values from Power Test for Paired-T Test with sample size.....	133
Table 6.17: Values for The Paired-T Test (Total Time Values).....	133
Table 6.18: Summary of Results (FC).....	134
Table 6.19: Values for The Paired-T Test QES.....	137
Table 6.20: Values for The Paired-T Test (InsCalcModule).....	143
Table 6.21: Values for The Paired-T Test (EquSortModule)	146
Table 6.22: Comparison Tables (a) Average run times for different thresholds and number of elements for parallel QS, (b) Relevantly tested SSPM, sorting list results with original QS, when there are 1, half and all new, all equal elements than/to previous list in SSPM.....	154
Table 6.23: Quicksort with Self-adjusting computing Vs SSPM sorting.	157
Table 6.24: Quicksort with ADAPTON with incremental computing Vs SSPM sorting.....	158
Table 6.25: Comparisons of SSPM sorting with DTL and GAA sorting.....	160
Table 6.26: Transition Table	164
Table 6.27: Configurations of the NTM (p(n)=number of moves).....	166
Table 7.1: Comparison with Existing Processing Models.....	178
Table 7.2: Transition-wise comparison of the proposed model with existing OS processing models.....	179

List of Abbreviations

ADAPTON	- Compassable, Demand Driven Incremental Computing
BT	- Buddhist Theory
BTM	- Buddhist Theory of Mind
CDDG	- Concurrent Dynamic Dependency Graph
CAS	- Column Address Signal
CL	- CAS Latency
CBRAM	- Conductive Bridge Random Access Memory
CPU	- Central Processing Unit
CR	- Causal Relation
CUDA	- Compute Unified Device Architecture
DDG	- Dynamic Dependency Graph
DRAM	- Dynamic Random Access Memory
EC	- Evolutionary Computing
EPROM	- Erasable Programmable Read Only Memory
FC	- Fraction Calculator
FCFS	- First Come First Serve
GA	- Genetic Algorithm
GPGPU	- General-Purpose computing on Graphics Processing Unit
GPU	- Graphics Processing Units
I/O	- Input/ Output
IC	- Incremental Computing
IDE	- Integrated Development Environment
IPC	- Inter Process Communications
ITS	- Throughput Target Scheme
LSTM	- Long Short Term Memory
LTM	- Long Term Memory
MAS	- Multi Agent Systems
MPI	- Misses Per Instruction

NMR	- Nuclear Magnetic Resonance
NTM	- Non deterministic Turing Machine
OS	- Operating System
PCM	- Phase Change Memory
PS	- Process Scheduler
QES	- Quadratic Equation Solver
RAM	- Random Access Memory
ROM	- Read Only Memory
RRAM	- Resistive Random Access Memory
SAC	- Self-Adjusting Computing
SAIL	- Self-Adjusting Imperative Language
SQUID	- Superconducting Quantum Interference Device
SSPM	- Six-State Continuous Processing Model
STM	- Short Term Memory
STT-MRAM	- Spin-Transfer-Torque-Magnetic Random Access Memory
TM	- Turing Machine
VNA	- Von Neumann Architecture
WEIS	- Instruction weighted speedup Targeted Scheme