

## DECLARATION

The work submitted in this dissertation is the result of my own investigation, except where otherwise stated.


It has not already been accepted for any degree, and is also not being concurrently submitted for any other degree.

  
D.G.S. Kumara


28<sup>th</sup> November 2009

University of Moratuwa, Sri Lanka.  
Electronic Theses & Dissertations  
[www.lib.mrt.ac.lk](http://www.lib.mrt.ac.lk)

We/I endorse the declaration by the candidate.

  
Dr. J.P. Karunadasa.

15<sup>th</sup> December 2009

  
Eng. Mr. K.P. Kusum Santhi

15<sup>th</sup> December 2009



## Contents

Declaration	i
Abstract	iv
Acknowledgement	v
List of Figures	vi,vii
List of Tables	viii

### **Chapters**

<b>1. Introduction</b>	<b>1</b>
1.1 Background	1
1.2 Objectives	1
1.3 Scope of the work	2
1.4 Present problems in AVR and PF control Transmission GSS	3
<b>2. Automatic Voltage Control (AVR) of transformers in GSS</b>	<b>4</b>
2.1 Power transformer and On Load Tap Changer (OLTC)	4
2.2 OLTC control principle for paralleling transformers in the GSS	4
2.2.1 Operations of the Master – Follower method	5
2.2.2 Operation of the minimum circulation method	5
2.3 Controlling philosophy of Moratuwa, Sri Lanka.	7
2.4 Setting of the parameters of the AVR in CEB	7
2.5 Internal hardware structure of the TF's AVR and how it operates	8
<b>3. Methods used for controlling the capacitor bank in GSS</b>	<b>11</b>
3.1 Shunt Capacitors	11
3.2 Different types of capacitor banks	12
3.3 Capacitor bank controlling philosophy	13
3.3.1 Temperature control	13
3.3.2 Time control	13
3.3.3 Current control	14
3.3.4 Power factor control	14
3.3.5 VAR Control	15
3.3.6 Voltage control	15
3.4 Description of the existing controller in the Galle GSS	16
<b>4. Case study for Galle Grid Substation</b>	<b>19</b>
4.1 Substation technical details	19
4.2 Collection of the system data and measurements	19
4.3 Measuring devices and data loggers	20
4.4 Variation in the power factor in the GSS	21
4.5 Switching pattern of the capacitor banks in the GSS	22
4.6 Uncompensated reactive power	23
4.7 Summary of the system study	26

<b>5. System modeling and simulations</b>	<b>27</b>
5.1 Software selection for modeling	27
5.2 Components in the substation modeling	28
5.3 Running the simulation	30
5.3.1 Theoretical aspect of the simulation study	30
5.3.2 Transformer var consumption	31
5.4 Data recording and graphs	34
<b>6. Design of new controller for BSC bank controlling</b>	<b>37</b>
6.1. Introduction of the design	37
6.2. Factors that have been considered for designing the controller	38
6.3. Brief description of the drawings and figures	39
6.4. Detailed description of the design	39
6.5 Sample calculation of the decision variables	44
6.6. Factors that can be included in the design for further improvements	50
6.6.1 VAR controlling of the BSC bank	50
6.6.2. Voltage controlling of the BSC bank	51
<b>7. Concluding Remarks and recommendations</b>	<b>54</b>
7.1 Analysis and results	54
7.2 Conclusion	55
7.3 Recommendations for future studies	55
<b>References</b>	<b>57</b>
<b>Appendices</b>	<b>58</b>
<b>Appendix A :</b>	<b>58</b>
(A1). Single line arrangement of the Galle GSS	58
(A2) .AVR and PF control circuit arrangement of the GSS	58
(A3). Single unit (5MVAR) of the BSC bank at Galle GSS	59
<b>Appendix B</b>	<b>60</b>
(B1). Data record at various tap position of the transformers	
(B1.1). OLTC at tap 08	60
(B1.2). OLTC at tap 10-11	60
(B1.3) .OLTC at tap 12	61
(B1.4). OLTC at tap 12-14	61
(B2). Data recording switching various BSC bank combinations	
(B2.1). OLTC at tap 08-14 and with one BSC bank on	62
(B2.2). OLTC at tap 08-14 and with two BSC bank on	63
(B2.3). OLTC at tap 08-14 and with three BSC bank on	64
(B2.4) . OLTC at tap 08-14 and with four BSC bank on	65



## Acknowledgement

Thanks are due first to my supervisors, Dr. J.P. Karunadasa and Eng. Mr. K.P. Kusum Santhi, for their great insights, perspectives, guidance and sense of humor. My sincere thanks go to the officers in Post Graduate Office, Faculty of Engineering, University of Moratuwa, Sri Lanka, for helping in various ways to clarify the things related to my academic works in time with excellent cooperation and guidance. Sincere gratitude is also extended to the people who serve in the Department of Electrical Engineering office.

I extend sincere gratitude to my employer which is Ceylon Electricity Board (CEB) providing necessary duty leave for attending lectures and giving necessary technical details about the Galle Grid Substation where my study was done.

Lastly, I should thank many individuals, friends and colleagues who have not been mentioned here personally in making this educational process a success. May be I could not have made it without your supports.

D.G.S.Kumara,  
Transmission (O&MS) Division  
Galle Region



University of Moratuwa, Sri Lanka.  
Electronic Theses & Dissertations  
[www.lib.mrt.ac.lk](http://www.lib.mrt.ac.lk)



## List of Figures

Figures	Page
<b>Figure 2.1</b> Typical arrangement of OLTC and AVR system in transformers	04
<b>Figure 2.2.1</b> Schematic diagram of the master –follower system	05
<b>Figure 2.2.2</b> Equivalent scheme for two parallel transformers in accordance with minimizing circulating current method	06
<b>Figure 2.3</b> Typical AVR Voltage Scale for Automatic OLTC Control	07
<b>Figure 2.4.(a)</b> The bandwidth and the error threshold time setting set in the AVR	08
<b>Figure 2.4.(b)</b> How does the time setting curve selected for various conditions in AVR	08
<b>Figure 2.5.1</b> Hardware arrangement and operational block of the AVR system	09
<b>Figure 2.5.2</b> Front view of the modern MR Tapcon 260 AVR control relay and MK 30 relay	09
<b>Figure 2.5.3</b> Schematic connection diagram and the components of the AVR control system (two transformers are in parallel)	10
<b>Figure 3.2</b> Typical pad mounted Capacitor bank	12
<b>Figure 3.3</b> Stacked rack capacitor bank	12
<b>Figure 3.4</b> Typical pole mounted capacitor bank	13
<b>Figure 3.3.4</b> Power factor controlling philosophy of the BSC bank	14
<b>Figure 3.3.5</b> One of the methods of controlling capacitor var input to the system	15
<b>Figure 3.4.1</b> Basic unit of the BSC controller (MasterPiece 020)	16
<b>Figure 3.4.2</b> Type of the transducers used for the signaling	16
<b>Figure 3.4.3</b> BSC bank control program structure embedded into the MasterPiece 020	17
<b>Figure 3.4.4</b> Modern overall system how the BSC banks controls using SCADA system and the server	18
<b>Figure 4.1 (a)</b> Ben analyzer connected for 33kV measurements	20
<b>Figure 4.1 (b)</b> Analyzer connected for 132kV measurements	20
<b>Figure 4.2</b> How the sensing equipments are connected	21
<b>Figure 4.3 (a)</b> Pattern of the power factor measured at 33kv & 132kV levels over total measurement period	21
<b>Figure 4.3 (b)</b> Pattern of the power factors measured at 33kv & 132kV levels on 21 <sup>st</sup> July 2009	22
<b>Figure: 4.6 (a)</b> Pattern of tap position with no capacitor banks 16 <sup>th</sup> & 20 <sup>th</sup> July 2009	25
<b>Figure: 4.6 (b)</b> Pattern of tap position with no capacitor banks 21 <sup>st</sup> & 22 <sup>nd</sup> July 2009	25
<b>Figure 5.1</b> 132kV system and Transformer module with the circuit breakers	28
<b>Figure 5.2</b> Modeling of the OLTC of the transformer	29
<b>Figure 5.3</b> Load & load current measuring module	29
<b>Figure 5.4</b> Capacitor bank & Inrush/Detuning reactor module	29
<b>Figure 5.5</b> complete models for Galle Grid Substation	32
<b>Figure 5.6</b> HV bus voltage variations under different cap bank configurations – Simulated data for 26 <sup>st</sup> ,28 <sup>nd</sup> & 31th July 2009	34
<b>Figure 5.7</b> Tap position variation to give constant LV voltage– Simulation results	35

<b>Figure 5.8</b> Tap position variations to give constant LV voltage – Actual measurements	35
<b>Figure 5.9 (a)</b> Voltage and VAR flow of the system where at fixed tap and	36
<b>Figure 5.9 (b)</b> Voltage and VAR flow of the system where at varying tap with BSC bank switching ON	36
<b>Figure 6.4.1</b> Circuit diagram and the controller arrangement of the system.	40
<b>Figure 6.4.2</b> Mathematical model employed in the controller for decision	41
<b>Figure 6.4.3</b> Shows the single phase arrangement of the schematic diagram	42
<b>Figure 6.5.1</b> Flow chart illustrating the process of calculation in the controller	45
<b>Figure 6.5.2</b> Primary system voltage variation with BSC bank ON (15MVAR)	46
<b>Figure 6.5.3</b> Secondary system voltage variation with BSC bank ON (5MVAR)	46
<b>Figure 6.5.4</b> System MVAR flow through the transformers	46
<b>Figure 6.5.5</b> Sudden voltage dip existed in the primeraay side for 175 S period	47
<b>Figure 6.5.6</b> Secondary side voltage variation with BSC bank switch ON	47
<b>Figure 6.5.7</b> System VAR flow at that instance with switching the BSC bank	48
<b>Figure 6.5.8</b> Primary side voltage variation with steady increase in load	48
<b>Figure 6.5.9</b> Secondary side voltage variation with steady increase in load	49
<b>Figure 6.5.10</b> System MVAR flow through the GSS	49
<b>Figure 6.6.1</b> Typical VAR control concept	50
<b>Figure 6.6.2.1</b> Proposal for dead bands for AVR and capacitor controller	52
<b>Figure 6.6.2.2</b> Comparison of switched banks under voltage control schemes & var control with	52
<b>Figure 6.6.2.3</b> Block diagram and input and output signal arrangement of the controller	53



University of Moratuwa, Sri Lanka.  
 Electronic Theses & Dissertations  
[www.lib.mrt.ac.lk](http://www.lib.mrt.ac.lk)



## List of Tables

Table	Page
<b>Table 4.6</b> Out of the simulation and actual reading	51
<b>Table 5.1.</b> VAR and Voltage variation at fixed tap with varying load	33
<b>Table 5.2</b> Multi mode run of the system with various tap switching capacitor banks	33
<b>Table 6.6.1</b> No of switching operations under proposed VAR control scheme	51



University of Moratuwa, Sri Lanka.  
Electronic Theses & Dissertations  
[www.lib.mrt.ac.lk](http://www.lib.mrt.ac.lk)

